Hardware Design Interview Questions - Juniper Networks

1) Explain Setup/Hold time?

Ans -

2) How to resolve setup and hold time violations?

Ans -

3) Write a Verilog HDL code to convert 25-bit input data to 100 bits output data? Once the 4th, 25bit data stream is available, output the 100bits output stream without any clock cycle loss?

Ans -