VLSI Excellence

Digital System Design | Microarchitecture | Low Power VLSI Design | VLSI Projects

Skip to content
  • Home
  • Verilog HDL
    • Verilog HDL Concepts
    • Verilog HDL Examples
  • System Verilog UVM
    • System Verilog Assertions
    • UVM Basics
  • Hardware Design
    • Digital System Design
    • Advanced Digital System Design Concepts
    • Static Timing Analysis(STA)
    • Clock Domain Crossing(CDC)
    • Reset Domain Crossing(RDC)
    • Unified Power Format(UPF)
    • LINT
  • Low Power VLSI Design
    • Low Power Design Concepts
    • Example Problems
  • Projects
    • VLSI Projects
    • Embedded System Design Projects
    • Python/Perl Projects
  • Interview Q/A
    • General Q/A
    • NVIDIA Interview Questions
    • INTEL Interview Questions
    • Qualcomm Interview Questions
    • Synopsys Interview Questions
    • Xilinx Interview Questions
    • Juniper N/W Interview Questions
  • Privacy Policy

Interview Questions



Frontend VLSI Design Interview Questions

1) Verilog HDL Interview Questions

2) Questions - Digital Design Part#1

3) Questions - Digital Design Part#2

4) Questions - Digital Design Part#3

5) Questions - Digital Design Part#4

6) Questions - Digital Design Part#5

7) Advanced Digital Design Concepts (Real Problems)

8) Electronics (Basics)

9) AMBA Specification Interview Q/A Part#1

10) AMBA Specification Interview Q/A Part#2

11) AMBA Specification Interview Q/A Part#3

12) AMBA Specification Interview Q/A Part#4

0 Comments:

Post a Comment

Home
Subscribe to: Posts (Atom)

Popular Posts

  • Data-To-Data [Non-Sequential] Timing Checks
    Data To Data Timing Checks : - Setup and hold checks between two data pins (neither of these is defined as a clock) - Also referred as No...
  • Fundamentals of Isolation Cells in Low Power VLSI Design
    In Multi Voltage VLSI Design, isolation cells play an important role in the modern VLSI world. Requirement : Lets have a look at the below...
  • Verilog HDL Examples - FIFO Design - Asynchronous FIFOs
    Asynchronous FIFO Design : - A FIFO Design where data values are written to a FIFO buffer from one clock domain and the data values are re...
  • AMBA Bus Architecture & Protocol Understanding - Part#1
    Following diagram illustrates AMBA evolution of protocols along with the SOC design trends in industry. AMBA 1 specification (First version)...

Blog Archive

  • ▼  2021 (50)
    • ▼  August 2021 (4)
      • AMBA Bus Architecture & Protocol Understanding - P...
      • AMBA Bus Architecture & Protocol Understanding - P...
      • Power Aware Clock Domain Crossing
      • Design a Circuit for Retention SR Flip-Flop/Latch
    • ►  July 2021 (39)
    • ►  June 2021 (7)

Report Abuse

About Me

My photo
Bangalore, Karnataka, India
Your One-Stop VLSI Community
View my complete profile

Contact Form

Name

Email *

Message *

Followers

Blogger news

Copyright © VLSI Excellence | Powered by Blogger
Design by VLSI Excellence