VLSI Excellence
Digital System Design | Microarchitecture | Low Power VLSI Design | VLSI Projects
Search for:
Skip to content
Home
Verilog HDL
Verilog HDL Concepts
Verilog HDL Examples
System Verilog UVM
System Verilog Assertions
UVM Basics
Hardware Design
Digital System Design
Advanced Digital System Design Concepts
Static Timing Analysis(STA)
Clock Domain Crossing(CDC)
Reset Domain Crossing(RDC)
Unified Power Format(UPF)
LINT
Low Power VLSI Design
Low Power Design Concepts
Example Problems
Projects
VLSI Projects
Embedded System Design Projects
Python/Perl Projects
Interview Q/A
General Q/A
NVIDIA Interview Questions
INTEL Interview Questions
Qualcomm Interview Questions
Synopsys Interview Questions
Xilinx Interview Questions
Juniper N/W Interview Questions
Privacy Policy
System Verilog
System Verilog
1)
System Verilog - Key Points
0 Comments:
Post a Comment
Home
Subscribe to:
Posts (Atom)
Popular Posts
Data-To-Data [Non-Sequential] Timing Checks
Data To Data Timing Checks : - Setup and hold checks between two data pins (neither of these is defined as a clock) - Also referred as No...
Design of Serial Peripheral Interface (SPI) Using Verilog HDL
SPI (Serial Peripheral Interface) Design:- SPI is a synchronous serial data link between a master and multiple slave devices. Since clock is...
Design of Cyclic Redundancy Code Generator Using Verilog HDL
Cyclic Redundancy Check (CRC) for SDIO Protocol Please visit SDIO Protocol here . However, the described CRC calculation al...
Static Timing Analysis - Part#8 (Slack)
Setup and Hold Slack Slack : - Timing difference between Actual/Arrival time and the Desired/Required time for a timing path - Slack dete...
Digital Design of N - Bit Magnitude Comparator (Circuit + Verilog HDL Code)
N-Bit Magnitude Comparator: - N bit magnitude comparators can be created by cascading 1 bit or 2 bit or 4 bit magnitide comparators - In thi...
Verilog HDL Examples - Design of Round-Robin Arbiter (with Fixed Time Slices)
Verilog HDL Design of Round Robin Arbiter with Fixed Time Slices: - Round Robin algorithm is employed when multiple users having same prior...
Digital Design of Full Adder (Circuit + Verilog HDL)
Full Adder: - Adds binary numbers and accounts for values carried in as well as out. - A 1 bit full adder adds 3 bits , two input bits to be...
Verilog HDL Examples - Design of Fixed Priority Arbiter
Fixed Priority Arbiter : - Device that takes as input N requests, and outputs a single grant in the form of a one hot - Arbiter circuit i...
Fundamentals of LINT
Lint : - A Static analysis of code (e.g HDL) based on a series of rules and guidelines that reflect good coding practices, common er...
Low Power VLSI Design (Basic Concepts)
Introduction:- During Desktop PC design era VLSI design efforts were mainly focused on optimizing speed to realize computationally intensiv...
Blog Archive
▼
2022
(48)
▼
July 2022
(12)
Digital VLSI Design/RTL Design - Key Suggestions/B...
Digital Design of N - Bit Magnitude Comparator (Ci...
Digital Design of 1-Bit Magnitude Comparator Type#...
Digital Design of 1-Bit Magnitude Comparator Type#...
Digital Design of Parallel Adder/Subtractor (Circu...
Digital Design of 16 - Bit Carry Look Ahead Adder ...
Digital Design of 4 - Bit Carry Look Ahead Adder (...
Digital Design of Ripple Carry Adder (Circuit + Ve...
Digital Design of Full Subtractor (Circuit + Veril...
Digital Design of Half Subtractor (Circuit + Veril...
Digital Design of Full Adder (Circuit + Verilog HDL)
Digital Design of Half Adder ( Circuit + Verilog HDL)
►
June 2022
(11)
►
May 2022
(9)
►
April 2022
(10)
►
January 2022
(6)
►
2021
(80)
►
August 2021
(34)
►
July 2021
(39)
►
June 2021
(7)
Report Abuse
About Me
Bangalore, Karnataka, India
Your One-Stop VLSI Community
View my complete profile
Contact Form
Name
Email
*
Message
*
Followers
Blogger news
0 Comments:
Post a Comment