1) Below is a Top level block diagram of a Design. What could be the problem with this Design?Ans - The above circuit diagram shows an invalid design where a NAND gate exists at the top level, between two lower-level design blocks. Optimization is limited because synthesis tools such as Design Compiler...
