Digital Low Power Design - Problems & Solutions Part#4

Here , we will discuss a digital circuit which can be optimized for low power. Lets see how this circuit may consume higher power and how can we optimize it for the low power consumption.Lets analyze the below circuit -Here, by analyzing the topology of this circuit, we can clearly see that the output...

Read More

Digital Low Power Design - Problems & Solutions Part#3

Here , we will discuss a Circuit which can be optimized for low power. Lets see how this circuit may consume higher power and how can we optimize it for the low power consumption.Lets analyze the below circuit -Here we see that when the enable is off, the datapath operator (Multiplier and Adder) output...

Read More

Digital Low Power Design - Problems & Solutions Part#2

Here , we will discuss a Circuit which can be optimized for low power. Lets see how this circuit may consume higher power and how can we optimize it for the low power consumption.Lets Get Started - Below is the circuit. Lets analyze how this circuit consumes more power (Assume, Adder is functional...

Read More

Digital Low Power Design - Problems & Solutions Part#1

Here we will discuss a problems which causes unnecessarily higher power consumption and can be easily handled by carefully analyzing the hardware.Problem: 1) As you see in the below figure#1 , the clock is always enabled for the D-FF and even when there is no data available, the clock is always toggling...

Read More

Low Power VLSI Design (Basic Concepts)

Introduction:- During Desktop PC design era VLSI design efforts were mainly focused on optimizing speed to realize computationally intensive real time functions such as video compressing , graphics, gaming etc. While these solutions have addressed the real time issues still the increasing demand of portable operations where the mobile needs to pack all these functions without operating much power...

Read More