System Verilog Assertions - Example Problem

Lets have a look at below FSM Design -






DATA_VALID is an input signal.

DATA_READ is an output signal.

Write assertions to verify the state transition from current state and inputs and outputs from current states. ( Hint: Use Implication Operators)


Solution :