System Verilog Assertions - How it Works !!!

Here, is the flow diagram of how an assertion gets evaluated -


Syntax : @(Clocking) disable iff (EXPR) enabling_sequence |=> fulfilling_sequence